


DESIGN WITH MULTIPLE CLOCKS

①




t_{SETUP}
 t_{CQ}
 t_{HOLD}



① $T > t_{\text{CQ}} + t_{\text{LOGIC}} + \underline{t_{\text{SETUP}}}$

② $\underline{t_{\text{HOLD}}} < t_{\text{CQ}} + t_{\text{LOGIC}}$




① $T + t_{SKEW} > t_{CQ} + t_{LOGIC} + t_{SETUP}$ **GOOD!**

② $t_{HOLD} + t_{SKEW} < t_{CQ} + t_{LOGIC}$



$t_{HOLD} < t_{CQ} + t_{LOGIC} - t_{SKEW}$ **BAD!**

POSITIVE SKEW:




3


NEGATIVE SKEW:



CLOCK DISTRIBUTION





H-TREE



CLK DOMAINS

9




$$TT > t_{ca} + t_{logic} + t_{setup}$$

WHAT HAPPENS @ TIMING VIOLATION?

METASTABILITY


- NEITHER 0 NOR 1
- EVENTUALLY CONVERGES TO 0 OR 1




CLK DOMAIN CROSSING

5

SOLUTION #1 USE SYNCHRONIZER




SOLUTION #2 USE PHASE CONTROL. (USE DLL)



6

CLOCK GATING



IN FPGA: