


THE STORY SO FAR:

- FSM
 - ALWAYS @ (POSEDGE CLK)
ALWAYS @ (*)
 - REGISTERS MODELED AS 2 REG
 - DEFAULT ASSIGNMENT ON ALL VAR
IN ALWAYS (*)
 - DEFAULT CASE
 - INSTANTIATE MODULES W NAMED PORT
ASSIGNMENT

- EXTENSIONS FSM
 - HIERARCHICAL FSM
 - FSM W DATAPATH
 - DATA CLOCKS

HOMEWORK 2

HOME WORK 3



- ① I²C PROGRAMMING
- ② CLOCK GENERATION
- ③ AUDIO FORMAT
- ④ WAVEFORM GENERATION

