

ITERATIVE COMPUTATIONS

- COMBINATIONAL DESIGN

$$z = f(x)$$

- SEQUENTIAL DESIGN


$$x = (x_0, x_1, x_2, \dots)$$

$$\text{it1} \quad (z_0, y_1) = g(x_0, y_0)$$

$$\text{it2} \quad (z_1, y_2) = g(x_1, y_1)$$

$$\text{it3} \quad (z_2, y_3) = g(x_2, y_2)$$


$$z = (z_0, z_1, z_2, \dots)$$




MEALY

MOORE

MEALY AUTOMATON.



TWO-BIT ENABLED COUNTER



$\langle I, Q, S, G, H \rangle$

I : enable $\{0, 1\}$

Q : q $\{00, 01, 10, 11\}$

S : S : $\{s_0, s_1, s_2, s_3\}$

G : $S \times I \rightarrow S$

G_0 : $\{(s_0, s_0), (s_1, s_1), (s_2, s_2), (s_3, s_3)\}$


G_1 : $\{(s_0, s_1), (s_1, s_2), (s_2, s_3), (s_3, s_0)\}$

H : $S \times I \rightarrow Q$




H_0 : $\{(s_0, 00), (s_1, 01), (s_2, 10), (s_3, 11)\}$

H_1 : $\{(s_0, 00), (s_1, 01), (s_2, 10), (s_3, 11)\}$


STATE TRANSITION GRAPH




BIT-SERIAL ADDER



OUTPUT LABELING:



VERILOG IMPLEMENTATION



STEPS

① CREATE STATE TRANSITION GRAPH.

② CHOOSE STATE ENCODING

③ EXTRACT NEXT-STATE LOGIC

④ EXTRACT OUTPUT LOGIC

VERILOG

↓
QUARTUS

②

③

④