

```

1 `timescale 1ns/ 1ns
2
3 module heartbeatde1soctb;
4
5     reg CLOCK_50;
6     reg CLOCK2_50;
7     reg CLOCK3_50;
8     reg CLOCK4_50;
9
10    wire [9:0] LEDR;
11    reg [3:0] KEY;
12
13    heartbeatde1soc dut(CLOCK2_50,
14                        CLOCK3_50,
15                        CLOCK4_50,
16                        CLOCK_50,
17                        KEY,
18                        LEDR);
19
20    always #10 CLOCK_50 <= ~CLOCK_50;
21
22    initial
23    begin
24        $monitor("t=%8d LEDR=%10b", $time, LEDR);
25        CLOCK_50 <= 0;
26        CLOCK2_50 <= 0;
27        CLOCK3_50 <= 0;
28        CLOCK4_50 <= 0;
29        KEY <= 4'hf;
30        #500 KEY[0] <= 0;
31        #1000 KEY[0] <= 1;
32    end
33
34 endmodule

```

Handwritten annotations:


- CLOCK50 ... KEY[0]* with arrows pointing to `CLOCK2_50`, `CLOCK3_50`, and `CLOCK4_50`.
- DUT* with an arrow pointing to the `heartbeatde1soc` instance.
- LEDR* with an arrow pointing to the `LEDR` parameter.
- STIMULI* with a blue box around the `initial` block.
- # 20000 \$FINISH;* with a pink arrow pointing to the end of the `initial` block.


TIME	0	10	20	...	500	510	...	1500	1510
CLOCK_50	0	1	0		0	1		0	1
KEY	1	1	1		0	0		1	1
COUNT-REG	X	X	X		X	0		0	1

PIN CONSTRAINT
.QSF

VERILOG
.V


CLOCK CONSTRAINT
.SDC






→ SIMULATION OK!

↓
SYNTHESIS



[MAP
FIT
ASSEMBLE



↓
BITSTREAM