


# **Hardware platform design and evaluation using GEZEL**

**Patrick Schaumont, UCLA**


Acknowledgements:  
Embedded Security Group (EMSEC) @ UCLA

# Skiing the embedded systems mountain




# Programs driving MPSOC evolution

The SOC Model




The MPSOC Model




+ FPGA, Coarse-grain,  
Stream-Architectures, ..

# Example: Portable Digital Media Processor



Portable Digital Media Processor (after Talla, Micro 04)



# Domain-specialization = Energy-efficiency







- [1] Verbauwheide et al. "Design and performance testing of a 2.29 Gb/s Rijndael Processor," IEEE JSSC, Mar 03.
- [2] Amphion CS5230 on Virtex2 + Xilinx Virtex2 Power Estimator
- [3] Helger Lipmaa PIII assembly handcoded + Intel Pentium III (1.13 GHz) Datasheet
- [4] gcc, 1 mW/MHz @ 120 Mhz Sparc – assumes 0.25  $\mu$  CMOS
- [5] Java on KVM (Sun J2ME, non-JIT) on 1 mW/MHz @ 120 MHz Sparc – assumes 0.25  $\mu$  CMOS

# Programs driving MPSOC evolution

## The SOC Model



## The MPSOC Model



- MPSOC: An explosion in programming paradigms!
- Effective codesign requires that programming paradigms look alike
  - E.g. C + ASM. But C and classic HDL ? No way.
  - It's not sufficient to throw it all in a single language (like C++)
- In this talk: GEZEL: Hardware ‘Programming Language’
  - With application examples from embedded security, network-on-chip, design classes, multiprocessor-system-on-chip

# C and (V)HDL paradigms do not mix well

⇒ Differences become an issue when application designer needs to program both ('ski both sides of the slope')

## C (sequential software)

- Instruction driven
  - regular time progression
- Deterministic by design
- Model = implementation

## HDL

- Event driven
  - irregular time progression
- Non-deterministic
  - concurrency + global var
  - races, 'X'
- Simulation model
  - processes
  - hardware inference

# GEZEL: A Hardware Programming Language

## C (sequential software)

- Instruction driven
  - regular time progression
- Deterministic by design
- Model = implementation



## GEZEL:

- Cycle-true
  - regular time progression
- Deterministic by design
  - verified by parser/simulator
  - no 'X' nor 'U'
- Model ~ implementation
  - FSMD
  - explicit RT modeling


# An FSMD in GEZEL

```
dp updown(out a : ns(4)) {
    reg c : ns(4);
    sfg inc { c = c + 1;
               a = c; }
    sfg dec { c = c - 1;
               a = c; }
}

fsm ctl_updown(updown) {
    initial s0;
    state   s1;
    @s0 if (c < 10) then (inc) -> s0;
         else (dec) -> s1;
    @s1 if (c > 0)  then (dec) -> s1;
         else (inc) -> s0;
}
```


# FSMD networks

## (Closed) FSMD networks




wire (= input is  
instantaneously  
defined by conn.  
output)

## GEZEL models Extended FSMD networks




Library Block:  
- Interface in GEZEL  
- Body in C++  
- IO, Cosimulation, IP

# Codesign with GEZEL



# Platform Simulators with GEZEL



# GEZEL Platform Simulator Examples

Simulator	Instruction Set Simulator	Multi/Single Processor	Cross Compiler	Codesign Interfaces	Applications
<b>armcosim</b>	SimIt-ARM <sup>1</sup>	S	arm-linux-gcc	Memory & CP bus	coprocessors
<b>armthreads</b>	SimIt-ARM	M	arm-linux-gcc	Memory & CP bus	SMP
<b>fdltsim</b>	LEON-2 SPARC <sup>2</sup>	S	sparc-rtems-gcc	Memory & CP bus	emSW accelerators
<b>gezelsh</b>	SH3-DSP <sup>3</sup>	S	sh-elf-gcc	Memory	emSW accelerators
<b>gezel51</b>	Dalton 8051 <sup>4</sup>	S	SDCC	Ports	Sensor nodes
<b>libsysc</b>	SystemC 2.0.1	(HW)		Ports	Legacy integration
<b>gplatform</b>	8051 + ARM	M	arm-linux-gcc SDCC	Memory & CP bus	MPSOC
<b>avrora</b>	Atmel AVR <sup>5</sup>	S	avr-gcc	Memory	emSW accelerators

<sup>1</sup> <http://sourceforge.net/projects/simit-arm/>; arm-linux-gcc v. 2.95.2 from <http://www.lart.tudelft.nl>


<sup>2</sup> TSIM 2.1 by Gaisler research <http://www.gaisler.com>

<sup>3</sup> RENESAS SH3DSP Simulator/Debugger; sh-elf-gcc v3.3 from <http://www.kpitgnutools.com>

<sup>4</sup> UCR Dalton project <http://www.cs.ucr.edu/~dalton/i8051>; SDCC from <http://sdcc.sourceforge.net>

<sup>5</sup> Avrora project, <http://compilers.cs.ucla.edu/avrora/>

# VHDL Code generation




# Example Applications with GEZEL



- Embedded security applications
  - ThumbPod-1: Embedded fingerprint authentication prototype on FPGA
  - ThumbPod-2: Side-channel-resistant fingerprint authentication processor in 0.18um CMOS
- Multiprocessor applications
  - Network-on-chip design:  
Topology and protocol-stack evaluation
  - Energy-scaled multiprocessors:  
Voltage-scaled Symmetric Multi-processor
- Teaching codesign and coprocessor design





# The ThumbPod Project



# ThumbPod-1 Prototype




# Crypto coprocessor for Embedded JAVA




# Security Partitioning in ThumbPod-2

## Secure Authenticated Communication





# Security Partitioning in ThumbPod-2


## Secure Authenticated Communication




# ThumbPod-2: DPA-resistant matching



# Network-on-chip design in GEZEL



# Energy-scaled embedded multiprocessor




# Cooperative Threading Model

```
int main( ) {
    create(my_thread);
    start();
}


int slave_main {
    .. getprocid();
}

void my_thread() {
    // user thread
    while (1)
        yield();
    abort();
}
```


Quickthreads-based library  
(350 lines C + 25 lines asm, 1600 bytes obj)



# Thread-parallel Minutiae Detection



# Energy Scaling Results




(\*) 2\_HL = two-processors: one high-power, one low-power

(\*\*) GEZEL MPSOC Model runs at 400 KHz (4-ARM on 3GHz-PIII/512 MB)


# GEZEL for Teaching

VLSI Design Methods and Arch  
UCLA



*Hands-on Projects: JPEG encoder, Embedded web server*

Introduction to Codesign  
DTU (Denmark)



*Hands-on Project: MIC-1 Microcontroller with coprocessor*


# Modeling issues: Non-determinism

- Verilog, VHDL, SystemC are non-determinate
  - ‘X’, race-resolution function
- Non-determinism can be useful at high level
  - StateCharts, CSP, ..
- But it is undesirable for RTL design (races)
  - Sneaks in as a side effect
  - Challenge for verification & comprehension of code
  - May give simulator-dependent behavior


# GEZEL yields deterministic HW

## The Kahn Principle: systematic determinism

- System =  $\Sigma$  (deterministic processes)
- Applicable to different process semantics
  - Kahn Process Networks [Kahn 74]
  - I/O Automata [Lynch 88]
  - Synchronous Languages [Potop 03]
  - GEZEL-type FSMD



# 4 rules yield deterministic FSMD



'Proper FSMD' can be enforced using only 4 *verifiable* rules

1. Single-assignment over a single clock cycle
2. No dangling (undefined) signals over any clock cycle
3. No combinatorial loops over any clock cycle
4. All FSMD outputs defined over any clock cycle

Result is deterministic hardware for an arbitrary network of FSMD (guaranteed by Kahn Principle)

# Conclusions

